Abstract
INTRODUCTION
Advantages of Network-on-Chip (NoC) over traditional bus based architecture have been proposed in many researches.The NoC architecture has advantages in both scalability and flexibility thus it can be organized to run homogeneous cores in parallel to improve performance for specific purposes [1] . Such approach on NoC is a suitable method to realize a high throughput computational system on FPGA.
The real start of the NoC technology was in 2003 (S. Kumar and A. Jantsch and etc.) [2] discus the design of NoC based on packet switching technology,(R.Pau) [3] in his M.sc thesis designed a router using dual crossbar to connect the input and output ports , the disadvantage of this design was the large number of slices required on FPGA . (A. Shaabany and F. Jamshidi) [4] design a NoC router using handshaking flow control , they implemented the design on FPGA and ASIC, the result of this work is compared with the results of the proposed router of this paper, while the result of the designed NoC is compared with the result of Ref. [5] In this paper , a proposed NoC router is designed such that all input ports are connected to the output ports yielding a lattice connections between the input and output ports. Using this router architecture a 2x2 mesh and 2x2 torus noc topologies are designed. The results show that NoC based on this router will minimize the number of slices and maximize the speed of flits flow.
DESIGN OF A NOC ROUTER
The design of a NoC Router is based on the following assumptions:-1. It can work with XY routing algorithm 2. Each router has four bi-directional ports.
3. Handshake protocol is used for the interconnection between different routers. 4. Round robin protocol is used for the interconnection between the input and output ports. 5. Routers have input buffers only, this is due to the fact that wormhole switching mode of operation is chosen in this study. 6. The packets have variable number of flits and each flit size is equal to 8 bits. 7. The header length of the packet is one flit, which the payload can be any number of flits .The header contains all the necessary information to be used by the routing algorithm ( such as XY) to direct a packet between two routers. Fig1.shows the structure of Router architecture Router is a packet based protocol. Router drives the incoming packet which comes from the input port to output ports based on the address contained in the packet. The router has a one input port from which the packet enters. It has three output ports where the packet is driven out. The router has an active low synchronous input resetn which resets the router. 
Packet Format
7 6 5 4 3 2 1 0 byte 0 Header Length addr byte 1 data[0] data[1]
DESIGN OF A NETWORK ON CHIP
Different from other works use end-to-end traffic or only few input nodes as packet injecting points, our work takes input traffic from North, East, West and South and returns packets to all directions. In order to keep NoC low-cost and scalable, the NoC is constructed based on following principles: 1) No virtual channel or pipeline is used.
2) All PEs are designed for data processing only. 
CONCLUSIONS
The designed router which is based on the lattice connections between its input and output ports consumes only 2% of the total number of slices of Spartan 3E FPGA ,while the nearest router which is designed in Ref.
[8] consumes 3.16% of the total number of the slices of Spartan 3E.This types of routers reduces to a large extend the number of slices required to design a 2×2 NoC . It is found that the number of slices required to design a 2×2 NoC using the traditional router is almost four times the number required using the proposed router. The flexibility of the designed router facilitates the design of larger NoC like 4×4 easily. On the other hand , the practical example conducted in this study using FPGA technique validates the designed router and network on chip. Using this router 2x2 mesh and torus topologies are successfully designed.
